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Abstract 
PMSM (Permanent Magnetic Synchronous Motor) has been increasingly used in many high performance application 
due to its advantages of high power density, high power factor and efficiency. The design and implementation of a 
fuzzy-control based speed control IC for PMSM from Simulink/Modelsim co-simulation to FPGA (Field 
Programmable Gate Array) realization is presented in this paper. Firstly, a SVPWM scheme, vector control method 
and fuzzy controller are derived and applied in the speed control IC of PMSM drive. Secondly, the Very-High-Speed 
IC Hardware Description Language (VHDL) is adopted to describe the behavior of the aforementioned control 
algorithms. To evaluate the effectiveness and correctness of the proposed speed control IC, a co-simulation work 
performed by Matlab/Simulink and Modelsim is firstly conducted. Then, an experimental system by FPGA chip, 
Nios processor and motor driving board is set up to further validate the performance of the proposed speed control IC. 
Finally, the results in simulation and in experiment will be compared and discussed. 
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1. Introduction 
PMSM has been used in many automation fields such as robot, metal cutting machines, precision 
machining, etc., because its advantages of superior power density, high performance motion control with 
fast speed and better accuracy. Up to now, there are many control methods have been studied to control 
the speed of PMSM such as adaptive control, PID control, intelligent control etc. Many conventional 
controls use Digital Signal Processor (DSP) in most studies. Unfortunately, DSP suffers from long time 
of development and exhaust resources of CPU [1]. The novel technology of FPGA with great advantages 
of programmable hard-wired feature, fast computation ability, shorter design cycle, embedded processor 
and low power consumption and higher density on the other hand can provide an alternative solution for 
these issues and is more suitable for the implementation of Digital System [2-3] than conventional DSPs.  
Recently, a co-simulation work by Electronic Design Automation (EDA) Simulator Link has been 
gradually applied to verify the effectiveness of the VHDL and verilog code in the motor drive system [4-
7]. The EDA Simulator Link [8] provides a co-simulation interface between Matlab/Simulink and HDL 
simulators ModelSim [9]. Using this software we can verify a VHDL, Verilog, or mixed-language 
implementation against your Simulink model or MATLAB algorithm [8]. Therefore, EDA Simulator 
Link allows us to use Matlab code and Simulink models as a test bench that generate stimulus for an HDL 
simulation and analyzes the simulation’s response [8]. 
In this paper, a co-simulation by EDA Simulator Link is applied to fuzzy-control based speed control 
IC for PMSM drive. The Simulink/Modelsim co-simulation architecture is shown in Fig.1. The PMSM, 
inverter and speed command are performed in Simulink and the proposed speed control IC described by 
VHDL code is executed in ModelSim. Some simulation results via Simulink/Modelsim co-simulation 
environment will present the correctness of the aforementioned VHDL code. Further, those codes will be 
directly downloaded to the FPGA to validate its effectiveness by experiment. 
2. System Description of PMSM Drive and Fuzzy Speed Controller Design: 
2.1. The Mathematical Model of PMSM 
The typical mathematical model of Permanent Magnetic Synchronous Motor (PMSM) is derived in 
two-axis d-q synchronous rotating reference frame, as follows [10]: 
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Where vd, vq are the d and q axis voltages; id, iq, are the d and  q axis currents, rs is the phase winding 
resistance; Ld, Lq are the d and q axis inductances; eω is the rotating speed of magnet flux; EK is the 
permanent magnet flux linkage.  
The configuration of the current loop for a PMSM are shown in Fig.1, and it includes PI controller, 
Clarke , modified 1−Clarke , Park , 1−Park coordinate transformation, SVPWM, current detection pulse 
signal detection of the encoder, etc. After using vector control (control *di  to 0 in Fig.1), it will make the 
non-linear and coupling characteristics of PMSM become decouple [10]. Thus, the torque magnitude 
control of PMSM is only need to control the current in the direction of q-axis, as follows.  
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With the consideration of the mechanical load, the overall dynamic equation of PMSM drive system is: 
Lermrm TTBdt
d
J −=+ ωω  (4)
where Te is the motor torque, P is the pole pairs, Kt is the torque constant, Jm is the inertial value, Bm is the 
damping ratio, TL is the external torque, rω is the rotor speed. 
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Fig. 1. The speed control block diagram for PMSM drive (Simulation model) 
2.2. Space Vector Pulse Width Modulation (SVPWM) 
SVPWM is a special switching scheme of a 3-phase power converter with the six power transistors. 
According to the ON/OFF switching of upper transistors in 3-phase power converter, there have eight 
possible combinations. The eight vectors are called basic space vectors and they are denoted by U0, U60, 
U120, U180, U240, U300, O000 and O111, which are shown in Fig. 2. Using the Clarke transformation, the 
project values in α-β axis for six basic space vectors can be obtained and are also shown in Fig. 2. The 
SVPWM technique is applied to approximate the reference voltage Uout, and it combines the switching 
pattern with the basic space vectors. Therefore, if the motor-voltage vector Uout locates at one of the six 
sectors (S3, S1, S5, S4, S6, S2) at any given time, it can be approximated by the vector sum of two vector 
components lying on the two adjacent basic vectors. SVPWM design is summary as following procedures: 
 Step 1: Determination of the sector according to the rule shown in (5), where Vrfx , Vrfy, Vrfz  are the input 
signals of the SVPWM block circuit in Fig.1. 
If Vrfx > 0 then a=1 else a=0 
If Vrfy> 0 then b=1 else b=0 
If Vrfz> 0 then c=1 else c=0 
Sector = a+2b+4c 
(5)
Step 2: Calculation of TX, TY and TZ from (6). 
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Fig. 2. Basic vector space and switching patterns
Step 3: Determination of T1 and T2 from Table 1. 
Table 1. T1 and T2 in all specific sectors 
Sector S3 S1 S5 S4 S6 S2 
T1 - TZ TZ TX - TX - TY TY
T2 TX TY - TY TZ - TZ - TX
If it is at the saturation condition T1 + T2 > T, the T1 and T2 should be modified.  
Step 4: Determination of the duty cycle Taon, Tbon Tcon from (7)-(9). 
Taon = (T-T1 -T2)/2 = T0/2 (7)
Tbon = Taon +T1 (8)
Tcon = Tbon+T2 (9)
Step 5: Assignment of the duty cycles to CMPR1, CMPR2 and CMPR3 from Table 2.  
Table 2. Assignment of the duty cycle to CMPx in any sector 
Sector S3 S1 S5 S4 S6 S2 
CMPR1 Taon Tbon Tcon Tcon Tbon Taon
CMPR2 Tbon Taon Taon Tbon Tcon Tcon
CMPR3 Tcon Tcon Tbon Taon Taon Tbon
2.3. Design of Fuzzy controller (FC) 
The fuzzy controller in this study uses singleton fuzzifier, triangular membership function, product-
inference rule and central average defuzzifier method. In Fig. 1, the tracking error e and the error change 
de are defined by  
*( ) ( ) ( )r re n n nω ω= −  (10)
( ) ( ) ( 1)de n e n e n= − −  (11)
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and uf represents the output of the fuzzy controller. The *rω is the speed command. The design of the fuzzy 
controller is as follows:  
Take e, de and uf as the input and output variable of fuzzy controller and define their linguist values E 
and dE in Fig.3 by {A0, A1, A2, A3, A4, A5, A6} and {B0, B1, B2, B3, B4, B5, B6}, respectively. Each linguist 
value of E and dE are based on the symmetrical triangular membership function.  
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Fig. 3. The designed fuzzy controller 
Compute the membership degree of e and de. Figure 3 shows that the only two linguistic values are 
excited and gave a non-zero membership in any input value, and the membership degree )(eAiμ  can be 
derived, in which the error e is located between ei and ei+1, two linguist values of Ai and Ai+1 are excited, 
and the membership degree is obtained by 
2
ee
e 1iAi
−= +)(μ   and   )()( e1e i1i AA μμ −=+  (12)
where )(* 1i26e 1i ++−+ Δ . Similar results can be obtained in computing the membership degree )(deB jμ . 
Select the initial fuzzy control rules, such as, 
ij,fji cisuTHENBiseandAiseIF Δ  (13)
where i and j = 0~6, Ai and Bj are fuzzy number, and cj,i is real number.  
Construct the fuzzy system uf(e,de) by using the singleton fuzzifier, product-inference rule, and central 
average defuzzifier method. Therefore, the (13) can be replaced by the following expression: 
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3. Simulink/Modelsim Co-Simulation of PMSM Drive 
To confirm the effectiveness of the proposed architecture of fuzzy speed control block diagram for 
PMSM in Fig.1, simulation and experiment work are demonstrated in this and next section. In simulation 
work, the generation of SVPWM function is firstly tested, and its Simulink/Modelsim co-simulation 
block diagram is constructed in Fig. 4. The SimPowerSystem blockset in Simulink executes the RC 
circuits and the EDA simulator link for ModelSim executes the co-simulation using VHDL code which 
runs the function of inverse Park, modified inverse Clarke and SVPWM algorithm. The data type herein 
adopts 12-bit length with Q11 format and 2’s complement operation. The switching frequency and dead-
band in SVPWM are designed with 16kHz and 1.2μs, respectively.  In simulation, the IP/OP of Modelsim 
block in Fig.4 is that the input signal vq is set to a voltage vary from 0.1 to 0.5 with period being 0.1 sec, 
the vd is chosen by zero and the address is generated from 0~360 degree with increment by one, then 
PWM1~PWM6 outputs can be generated through the computation in Modelsim. Further, the PWM1,3,5 
are serial connected to RC circuit (R=10Ω, C=47 Fμ ), respectively. The co-simulation is running in 
Simulink, and the results show the measured PWM1,3 and 5 as a saddle waveform in Fig.5. 
Fig. 4. Simulink/Modelsim co-simulation of SVPWM 
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Fig. 5. Simulation results of SVPWM waveform  
Having confirmed the effectiveness of the SVPWM generation, the dynamic performance of PMSM 
drive is evaluated while the current vector control and the fuzzy controller is applied in speed control loop 
of Fig. 1, and its Simulink/Modelsim co-simulation block diagram is constructed in Fig. 6. The 
SimPowerSystem blockset in the Simulink executes the PMSM and the inverter. The EDA simulator link 
for ModelSim executes the co-simulation using VHDL code running in ModelSim program with two 
works. The work-1 of ModelSim in Fig.6 performs the function of speed loop fuzzy controller and the 
work-2 executes the function of current controller, coordinate transformation and current control (CCCT) 
and SVPWM. The sampling frequency of current and speed control is designed with 16 kHz and 2kHz, 
respectively. The clocks of 50MHz and 12.5MHz will supply all works of ModelSim. Data type used in 
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work-1 adopts 16-bit length with Q15 format, but in work-2 is 12-bit length with Q11 format. The 
numerical operations all consider 2’s complement operation. The multiplier and adder apply Altera LPM 
(Library Parameterized Modules) standard. The FPGA resource usages in work-1 and work-2 of 
ModelSim in Fig.6 are 1,873 LEs (Logic Elements) and 0RAM bits as well as 1,767 LEs and 98,304 
RAM bits respectively. In simulation, the designed PMSM parameters used in simulation of Fig.6 are that 
pole pairs is 4, stator phase resistance is 1.3Ω, stator inductanc is 6.3mH, inertia is J=0.000108 kg*m2 and 
friction factor is F=0.0013 N*m*s. The simulation work of the step speed response is tested. The motor 
speeds command is designed with speed step varying from 0rpmÆ500rpm Æ 1000rpm Æ 1500rpm Æ 
2000rpm Æ 1500rpm, and the results for actual rotor speed and two-axis currents ( di and qi ) response are 
measured from scope-1 to scope-2 of Fig.6 and shown in Fig.7. From Fig. 7(a), the rising time and 
steady-state value are about 14ms and near 0mm, which presents a good speed following response 
without overshoot occurred. From Fig. 7(b), the value of measured current in d-axis ( di ) is approach to 
zero, and it reveal that a good decoupling effect after using vector current control in Fig.1. 
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Fig. 6. Simulink/ModelSim co-simulation architecture for the speed control of PMSM drive 
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Fig. 7. Simulation results of (a) step speed respond and (b) two-axis current respond 
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4. Experimental System and Results 
After confirming the correctness of the proposed controller’s VHDL codes by simulation, the codes 
are directly applied to the experimental FPGA-based PMSM drive system. The overall experimental 
system is depicted in Fig. 8. The main devices include a PMSM, a DE2 borad with Altera CycloneII 
FPGA, a motor driver and a power supplier. The parameters of the PMSM are: rs = 0.63Ω , L =2.77mH 
and 4 pole pairs. The input voltage, continuous current, rating torque, rating speed and continuous power 
of the PMSM are 220V, 12A, 2.3 N-m, 3000rpm and 750W, respectively. An incremental encoder with 
2500ppr is attached at the PMSM. The Altera CycloneII EP2C35 chip adopted in the design possesses 
33,216 LEs, maximum 475 available I/O pins, 483,840 RAM, and 35 embedded multipliers. The chip can 
be embedded with a Nios II multi-core processor that is equipped with several 32-bit CPU, flexibility of 
core size, 1 to 16 Mbytes of flash memory in the available memory chip, 1Mbyte SRAM, 16 M byte 
SDRAM, and 4Gbytes memory outside of the chip. In implementation, except the aforementioned 
controller’s VHDL codes, the VHDL code for ADC and QEP interface circuits should be added and 
integrated; then downloaded into FPGA. In Fig. 8(a), the pulses from encoder and the motor current from 
ADC will be read into FPGA; then through the computation of current controller and speed controller, the 
6-channel PWM signals will be generated to drive the PMSM to a specified speed.  
Similar with speed command in simulation work, herein, the step speed command is designed by 
varying from 0rpmÆ500rpmÆ1000rpmÆ1500rpmÆ2000rpmÆ1500 rpmÆ0rpm with 1 second period 
time, and the results for actual rotor speed and control effort response are shown in Fig. 9. From Fig. 9(a), 
the rising time and steady-state value are about 250ms and near 0mm, which presents a good speed 
following response without overshoot occurred. The speed response trends in Fig.7 (a) by simulation and 
in Fig. 9(a) by experiment are very similar. The response time in simulation is faster than in experiment 
because we adopt different PMSM specification and controller parameter gains which can accelerate the 
overall simulation time in Simulink. However, the simulations and experiments shown in Fig.6, Fig.7 and 
Fig. 9, demonstrate the effectiveness and correctness of the proposed FC-based speed control IC for 
PMSM. 
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Fig. 9. Experimental results of (a) step speed respond (b) control effort response 
5. Conclusion 
This study has been successfully presented a speed control IC for PMSM drive and demonstrated its 
performance from Simulink/ModelSim co-simulation to FPGA realization. Via this design methodology, 
the VHDL code of the speed control IC can be fast developed, and the risk in experimental development 
can be greatly reduced. 
727Ying-Shieh Kung et al. / Procedia Engineering 23 (2011) 718 – 72710 Author name / Procedia Engineering 00 (2011) 000–000 
Acknowledgements 
The financial support provided by Bureau of Energy is gratefully acknowledged.  
References 
[1]Zhou Z, Li T, Takahahi T, Ho E. FPGA realization of a high-performance servo controller for PMSM. Proceedings of the 9th
IEEE Application Power Electronics conference and Exposition; 2004, vol.3, p. 1604–1609. 
[2]Kung YS, Tsai MH. FPGA-based speed control IC for PMSM drive with adaptive fuzzy control. IEEE Trans. on Power 
Electron.; 2007, vol. 22, no. 6, p. 2476–2486. 
[3]Monmasson E, Cirstea MN. FPGA design methodology for industrial control systems – a review. IEEE Trans. on Ind. 
Electron., 2007; vol. 54, no.4, p.1824–1842.  
[4]Castoldi MF, Dias GRC, Aguiar ML, Roda VO. Chopper-Controlled PMDC motor drive using VHDL code. Proceedings of 
the 5th Southern Conference on Programmable Logic; 2009, p. 209–212. 
[5]Castoldi MF, Aguiar ML. Simulation of DTC strategy in VHDL code for induction motor control. Proceedings of the IEEE 
International Symposium on Industrial Electronics (ISIE); 2006, p. 2248–2253. 
[6]L´azaro J, Astarloa A, Arias J, Bidarte U, Zuloaga A. Simulink/Modelsim simulable VHDL PID core for industrial SoPC 
multiaxis controllers. Proceedings of the IEEE Industrial Electronics 32nd Annual Conference (IECON); 2006, p.3007–3011. 
[7]Li Y, Huo J, Li X, Wen J, Wang Y, Shan B. An open-loop sin microstepping driver based on FPGA and the Co-simulation of 
Modelsim and Simulink. Proceedings of the International Conference on Computer, Mechatronics, Control and Electronic 
Engineering (CMCE); 2010, p. 223–227. 
[8]The Mathworks, Matlab/Simulink Users Guide, Application Program Interface Guide; 2004. 
[9] Modeltech, ModelSim Reference Manual; 2004. 
[10]Kung YS, Chen CS, Wong KI, Tsai MH. Development of a FPGA-based control IC for PMSM drive with adaptive fuzzy 
control. Proceedings of the IEEE Industrial Electronics 31st Annual Conference (IECON); 2005, p 1544–1549. 
 
 
 
 
